Formalizing a CAS(n) Algorithm in HOL

Joe Hurd joe.hurd@cl.cam.ac.uk

University of Cambridge

Formalizing a CAS(n) Algorithm in HOL – Joe Hurd – p.1/23

Introduction

- Formalizing a Parallel Architecture
- Formalizing CAS(n)
- Simulating CAS(n)
- Statement of Correctness
- Conclusion

What Does a CAS(n) Algorithm Do?

- Context is many processors and a shared memory.
- CAS(n) stands for Multiple Compare And Swap:

if the n memory addresses a_1, \ldots, a_n contain the expected values x_1, \ldots, x_n then replace them with the values y_1, \ldots, y_n

- Many processors could be concurrently executing CAS(n), with potentially overlapping memory addresses.
- The important thing is that the operation must act atomically—useful for cleanly updating data-structures in a multi-threaded environment.

Primitive Atomic Operations

In this talk we assume the following primitive atomic operations:

• Many instruction sets include an atomic CAS(1):

if the memory addressacontains the expected valuexthen replace it with the valuey

CAS(1) returns the value that it found in the address a.

• Also assume that memory reads and writes are atomic, as well as a malloc operation to obtain fresh storage.

CAS(n) Algorithms

- There are many implementations of the CAS(n) algorithm.
- They differ in their primitive atomic operations, run-time performance and additional space requirements.
- They also have different specifications, according to their interpretation of "the operation must act atomically". We'll discuss this later.
- We have formalized the CAS(n) algorithm developed by Harris, Fraser and Pratt in Cambridge.
- From now on: CAS(n) refers to the CAS(n) implementation of Harris et. al.

Main Challenges for Formalization

Creating a logical model of a parallel architecture, supporting:

- independent execution of many processors communicating only through a shared memory;
- arbitrary interleaving of instructions at the granularity of the primitive atomic operations;
- higher-level constructs such as recursion;
- and a tidy way of initializing each processor.

This is where we are now. Future work will concentrate on support for specification and verification within this model.

Introduction

Formalizing a Parallel Architecture

- Formalizing CAS(n)
- Simulating CAS(n)
- Statement of Correctness
- Conclusion

Memory Model: Interface

Want a model of memory with the following interface:

 $\begin{array}{lll} \mbox{minit} & : & \alpha^* \to (\alpha) \textit{memory} \\ \mbox{mread} & : & (\alpha) \textit{memory} \to \mathbb{N} \to \alpha \\ \mbox{mwrite} & : & (\alpha) \textit{memory} \to \mathbb{N} \to \alpha \to (\alpha) \textit{memory} \\ \mbox{malloc} & : & (\alpha) \textit{memory} \to \mathbb{N} \to \mathbb{N} \times (\alpha) \textit{memory} \\ \mbox{mcas} & : & (\alpha) \textit{memory} \to \mathbb{N} \to \alpha \to \alpha \to \alpha \end{array}$

Memory Model: Implementation

The underlying type is (α) *memory* = α^* .

 $\begin{array}{rll} \mbox{minit } l &= l \\ \mbox{mread } m \ l &= \ \mbox{nth } l \ (\mbox{mextend_to } m \ l) \\ \mbox{mwrite } m \ l \ n &= \ \mbox{update_nth } l \ (\mbox{K} \ n) \ (\mbox{mextend_to } m \ l) \\ \mbox{malloc } m \ n &= \ \mbox{(length } m, \ \mbox{mextend_by } m \ n) \\ \mbox{mcas } m \ l \ e \ n &= \ \mbox{let } a \leftarrow \mbox{mread } m \ l \\ \mbox{in } (a, \ \mbox{if } a = e \ \mbox{then mwrite } m \ l \ n \ \mbox{else } m) \end{array}$

The worker functions extend the memory as required:

mextend_by m n = append m (klist arb n) mextend_to m n = if n < length m then melse mextend_by m (suc n - length m)

Parallel Architecture: Overview

• Identify a processor with its register file:

 $\textit{proc} = \mathbb{S} \to \mathbb{N}$

• The whole parallel architecture can then be modelled by a list of processors and a shared memory:

 $arch = (\mathbb{N})memory \times proc^*$

- The global state advances by any non-halted processor executing a primitive atomic instruction.
- Everything happens with respect to a global program (not stored in the shared memory!) and a *"pc"* register in each processor.

Parallel Architecture: Instruction Set

An *instruction* corresponds to a primitive atomic operation:

(*labels* = $\mathbb{S} \rightarrow \mathbb{N}$ stores the program labels.)

Parallel Architecture: Local Steps

 The machine_step function executes one instruction of a processor, updating the register file and the shared memory:

> machine_step prog mem reg =let $pc \leftarrow reg$ "pc" in let $reg' \leftarrow$ update "pc" (suc pc) reg in interpret (labels prog) mem reg' (nth $pc \ prog$)

• A relation is used to account for halting:

local_step prog (m, r) (m', r') = \neg halted $prog r \land ((m', r') =$ machine_step prog m r)

Parallel Architecture: Global Steps

• This is the definition of the global step relation:

```
global_step prog (m, p) (m', p') =

length p' = length p \land

\exists x.

x < length p \land

(\forall y. y < length p \land y \neq x \Rightarrow nth y p = nth y p') \land

local_step prog (m, nth x p) (m', nth x p')
```

 Intuitively, a global step is simply a local step in one of the processors.

Parallel Architecture: Global Steps

• For simulation, we prefer the following:

```
 \vdash \text{ next (global_step } prog) (m, p) = \\ \text{snd} \\ (\text{foldl} \\ (\lambda (n, s), r. \\ (n + 1, \\ (\text{if halted } prog \ r \ \text{then } s \ \text{else} \\ (\text{I} \ \# \# (\lambda \ r'. \ \text{update_nth } n \ (\text{K} \ r') \ p)) \\ (\text{machine_step } prog \ m \ r) \ \text{insert } s))) (0, \{\}) \ p)
```

- Grungy looking RHS, but executes quickly in the logic.
- It also avoids reasoning 'inside set comprehensions'.

- Introduction
- Formalizing a Parallel Architecture

Formalizing CAS(n)

- Simulating CAS(n)
- Statement of Correctness
- Conclusion

Higher-Level Programming Constructs

- Problem: CAS(n) algorithm expressed as 38 lines of C-like pseudo-code, including high-level constructs such as:
 - function calls;
 - recursion;
 - structs

but we have extremely primitive instruction set.

- Solution: Write macro instructions (of type *instruction**) that implement higher-level constructs.
- A compilation phase reduces programs to low-level instructions, so get proper interleaving behaviour.
- But source code of programs is possible to read (and debug!).

Higher-Level Programming Constructs

Some examples of instruction macros:

 $\prod R l =$ [INS ($\lambda labs, reg.$ UP (suc (reg "pc")) "link"); INS $(\lambda \ labs, reg. \ UP \ (labs \ l) \ "pc"]$ PUSH rs =flat (append [MALLOC (suc (LENGTH rs)) "Z"; ST "stack" "Z"; MV "Z" "stack"] (append (flat (map (λr . [INC "Z"; ST r "Z"]) rs)) [ZAP ["Z"]]) CALL rs l =append (PUSH ("link" :: rs)) (append (JLR l) (POP ("link" :: rs)))

Implementing CAS(n)

Can now implement the functions of CAS(n):

```
[LABEL "rdcss";
MV "arq0" "d";
                                                ZAP ["arq0"];
LABEL "rdcss-1";
VAL "d" "dv";
LDM "dv" ["a1"; "o1"; "a2"; "o2"];
                                                ZAP ["a1"; "o1"; "dv"];
VAL "a2" "a2v";
                                                ZAP ["a2"];
CAS1 "a2v" "o2" "d" "r";
                                                ZAP ["a2v"];
BR (\x. ~is\_Descriptor x) "r" "rdcss-2";
MV "r" "arg0";
CALL ["d"] "complete";
JMP "rdcss-1";
LABEL "rdcss-2";
BR2 (\langle x y \rangle, (x = y)) "r" "o2" "rdcss-3";
MV "d" "arg0";
CALL ["r"] "complete";
LABEL "rdcss-3";
                                                ZAP ["d"; "o2"];
MV "r" "result";
                                                ZAP ["r"];
RETURN] ';
```

- Introduction
- Formalizing a Parallel Architecture
- Formalizing CAS(n)

Simulating CAS(n)

- Statement of Correctness
- Conclusion

- Introduction
- Formalizing a Parallel Architecture
- Formalizing CAS(n)
- Simulating CAS(n)

Statement of Correctness

Conclusion

Statement of Correctness

- First attempt:
 - when CAS(n) algorithm executed on only one processor, it "does the right thing";
 - when CAS(n) algorithm is executed by many processors, the result is the same as if they had executed sequentially in some order.
- But the implementation of CAS(n) we have formalized satisfies a stronger property: it is linearizable.
- Would like to formalize this by introducing notion of time into the model.

- Introduction
- Formalizing a Parallel Architecture
- Formalizing CAS(n)
- Simulating CAS(n)
- Statement of Correctness
- Conclusion

Conclusion

- We have shown that it's possible to formalize low-level parallel algorithms in HOL.
- Remains to be seen how easy it will be to specify and verify them: this is the next item on the agenda!
- Would also like to extend the memory model to include memory barriers (c.f. Gordon's model of Alpha architecture), and verify a more realistic version of the CAS(n) algorithm.